

PCH Strapping

Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Processor Strapping

Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1


POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES


I2 C / SMBus Addresses	Ref Des	HURON RIVER ORS
Device	Address	Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SMI1_CLK/SMI1_DATA SMI1_CLK/SMI1_DATA SMI1_CLK/SMI1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MTE1		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK


Note:
Lane reversal does not apply to
FDI sideband signals.


Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.




NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-k Ω pull-Up
resistor on the motherboard.







DDR SYSTEM MEMORY A





DDR SYSTEM MEMORY B

Title		
Size	Document Number	Rev
Date	Sheet	



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless



Title		
Size	Document Number	Rev
Date	Sheet	1

53A



POWER


6 OF

[illegible]


CORE SUPPLY

SVID

SENSE LINES






H_CPU_SVIDDAT R804 1 130R2F-1-GP



Title			
Size	Document Number		Rev
Date	Sheet		


R906,R907 close to CPU








SSID = MEMORY




Layout Note:
Place these Caps near
SO-DIMMB.



-2


Place these caps
close to VTT1 and
VTT2.







DM2
DDR3-204P-126-GP
62.10024.D41

2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51

Title	Document Number	Rev
Size	Sheet	
Date		




L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display



Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)


PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA
	DDPB_0N	SDVO_RED	DDPB_0N	TMDSB_DATA2
	DDPB_0P	SDVO_RED#	DDPB_0P	TMDSB_DATA2#
	DDPB_1N	SDVO_GREEN	DDPB_1N	TMDSB_DATA1
	DDPB_1P	SDVO_GREEN#	DDPB_1P	TMDSB_DATA1#

SSID = PCH






A16 swap override Strap/Top-Block
Swap Override jumper


PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
		SPI(Default)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH




2x USB Ext. port 1 (HS)

* External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGE
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card



USB 2.0 Overcurrent Pin Default Usage












Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

Title	
Size	Document Number
Date	Sheet


4 DMI_RXN[3:0] << >> 
4 DMI_RXP[3:0] << >>


4 DMI_TXN[3:0] << >> 
4 DMI_TXP[3:0] << >> 

Deep S4/S5 **Not** Supported




SSID = PCH





Note:
For PCH debug with XDP, need to NO STUFF R2218



27 EC_SCI# <<<

92.93 DGPU_PWROK >>>

Do Not Stuff TP2202

Do Not Stuff TP2203

21 PSW_CLR# <<<

Do Not Stuff G2201

27 PCH_TEMP_ALERT# <<<


Do Not Stuff TP2210

Do Not Stuff TP2206

Do Not Stuff TP2208

Do Not Stuff TP2207

Do Not Stuff TP2209



Cougar Point

GPIO

CPU/MISC

NCTF

COUGAR-GP-U2-NF

6 OF 10
TACH4/GPIO68 C40 >>> SATA_ODD_PWRGT 56
TACH5/GPIO69 B41 >>> UMA_DIS# 20
TACH6/GPIO70 C41 VRAM_SIZE1
TACH7/GPIO71 A40 VRAM_SIZE2

A20GATE P4 <<< H_A20GATE 27

PECI AU16 H_PECI_R 1 R2203 Do Not Stuff DY <<< H_PECI 5,27

RCIN# P5 <<< H_RCIN# 27

PROCPWRGD AY11 >>> H_CPUPWRGD 5,36,97

THRMTRIP# AY10 PCH_THERMTRIP_R

INIT3_3V# T14 X

TS_VSS1 AH8

TS_VSS2 AK11

TS_VSS3 AH10

TS_VSS4 AK10

NC_1 P37 X

NCTF_VSS#BG2 BG2 X

NCTF_VSS#BG48 BG48 X

NCTF_VSS#BH3 BH3 X

NCTF_VSS#BH47 BH47 X

NCTF_VSS#BJ4 BJ4 X

NCTF_VSS#BJ44 BJ44 X

NCTF_VSS#BJ45 BJ45 X

NCTF_VSS#BJ46 BJ46 X

NCTF_VSS#BJ5 BJ5 X

NCTF_VSS#BJ6 BJ6 X

NCTF_VSS#C2 C2 X

NCTF_VSS#C48 C48 X

NCTF_VSS#D1 D1 X

NCTF_VSS#D49 D49 X

NCTF_VSS#E1 E1 X

NCTF_VSS#E49 E49 X

NCTF_VSS#F1 F1 X

NCTF_VSS#F49 F49 X

TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED



GPI08 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)




Title	
Size	Document Number
Date	Sheet

VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ






www.Teknisi-Indonesia.com



(**) - When the control signal is low the switch is "on"


Title			
Size	Document Number		Rev
Date:	Sheet		






Title		
Size	Document Number	Rev
Date:	Sheet	







RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (v)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9




www.Teknisi-Indonesia.com






Title			
Size	Document Number		Rev
Date	Sheet		




Power Sequence



ANNIE Run Power



-1 co-layout SLG55221




-1 modify R3621,D3602 to DY



SB modify part number

1D5V_S0




MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A




Title	Document Number	Rev
Size	Document Number	Rev
Date	Document Number	Rev
Sheet	Document Number	Rev



DCIN1
ACES-CON5-14-GP
20.F1701.005
2nd = 20.F1763.005





Title		
Size	Document Number	Rev
Date:	Sheet	







Title		
Size	Document Number	Rev
Date:	Sheet	1

AD+ total power	R1	R2	AD+ total power		
65w	187k	49.9k	80w	137k	49.9k
90w	121k	49.9k			














TPS51218D for 1D05V




```
SSID = PWR.Plane.Regulator_1p5v0p75v
```




Title		
Size	Document Number	Rev
Date	Sheet	

SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0



APL5916 for VCCSA




VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

The diagram illustrates the pin configuration for the LCD1 PS-CON30-GP connector (20.F1816.030). The pins are numbered 1 through 32. Key connections include:

- Pin 1:** Connected to DCBATOUT_LCD.
- Pin 2:** Connected to TP4901Do Not Stuff.
- Pin 3:** Connected to INT_MIC_L_R 29,97.
- Pin 4:** Connected to LDKLT_CTL 94.
- Pin 5:** Connected to 33R2 J2-GP.
- Pin 6:** Connected to 3D3V_CAMERA_S0 R4902.
- Pin 7:** Connected to USB_CAMERA 1 R4908.
- Pin 8:** Connected to USB_CAMERA 1 R4909.
- Pin 9:** Connected to Do Not Stuff.
- Pin 10:** Connected to Do Not Stuff.
- Pin 11:** Connected to USB_PN12 18.
- Pin 12:** Connected to USB_PP12 18.
- Pin 13:** Connected to For Camera GND.
- Pin 14:** Connected to LVDSA_CLK_R 94.
- Pin 15:** Connected to LVDSA_CLK_R# 94.
- Pin 16:** Connected to LVDSA_DATA2_R 94.
- Pin 17:** Connected to LVDSA_DATA2_R# 94.
- Pin 18:** Connected to LVDSA_DATA1_R 94.
- Pin 19:** Connected to LVDSA_DATA1_R# 94.
- Pin 20:** Connected to LVDSA_DATA0_R 94.
- Pin 21:** Connected to LVDSA_DATA0_R# 94.
- Pin 22:** Connected to LVDS_DDC_DATA 94.
- Pin 23:** Connected to LVDS_DDC_CLK 94.
- Pin 24:** Connected to 3D3V_S0.
- Pin 25:** Connected to LCDVDD.
- Pin 26:** Connected to C4901.
- Pin 27:** Connected to SC1U6D3V2KX-GP.
- Pin 28:** Connected to C4902.
- Pin 29:** Connected to SC1U6D3V2KX-GP.
- Pin 30:** Connected to Do Not Stuff.
- Pin 31:** Connected to NP1.
- Pin 32:** Connected to NP2.

Additional components and labels include: EC4906, DY, and various signal names like DBC_EN_C, BLON_OUT_C, LCD_BRIGHTNESS, and 3D3V_CAMERA_S0.

LCD POWER for ANNIE



DCBATOUT_LCD

F4901
POLYSW-1D1A24V-GP-U
69.50007.A31
2nd = 69.50007.A41

DCBATOUT

C4906
SC4D7U25V6KX-GP

C4904
SC4D7U25V6KX-GP

C4905
SCD1U50V3KX-GP

F4902
FUSE-1D1A6V-4GP-U
69.50007.691
2ND = 69.50007.771

3D3V_S0


3D3V_CAMERA_S0


EC4903


C4903

SC10UBD3V5MX-3GP

Do Not Stuff









ODD Connector

ODD1
SKT-SATA7P-6P-90-GP
22.10300.C11




0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD

SB modify part number







Title		
Size	Document Number	Rev
Date:	Sheet	

GIGA Lan Transformer





LAN MDI Off-Page


XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B






SB modiyf Pin9 Pin10 SWAP



SB modify For EMI




Title	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date:	Sheet	1


ANNIE Bluetooth Module




Mini Card Connector(802.11a/b/g/n)



SB modify for SIV



RF suggestion






Title		
Size	Document Number	Rev
Date	Sheet	



Mini Card Connector(WWAN)

20100712 V1.5


Place near MINI Card CONN




RF suggestion




Power button LED






Power STDBY_LED





Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)




SATA HDD LED



WLAN_LED




3G LED



Title		
Size	Document Number	Rev
Date:	Sheet	

Internal KeyBoard Connector





MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


26




1 **SB to -1 modify Part number**




TOUCH PAD




FFC 異面



Title		
Size	Document Number	Rev
Date:	2	Sheet 1





PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

R8105
Do Not Stuff

AUD_AGND

1D5V_S3

29 EXT_MIC_JD#
29 MIC_IN_R
29 MIC_IN_L

19,31,65,66 PCIE_WAKE# <<<
18 USB30_SMI# <<<

29 COMBO_MIC <<<
29 AUD_HP1_JACK_R2 <<<
29 AUD_HP1_JD# <<<
29 AUD_HP1_JACK_L2 <<<

18 USB_PN8 <<<
18 USB_PP8 <<<

27,61 USB_PWR_EN# >>>

5,18,27,31,36,65,66,71,97 PLT_RST# >>>


3D3V_S5

20 USB3_PEGB_CLKREQ# <<<

5V_S5

USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010




RF_CN1
ACES-CON2-11-GP
20.F0772.002



BAE40

27 Wireless_SW <<<


Title		
Size	Document Number	Rev
Date:	Sheet	



LVDS Interface




HDMI Interface



Title	
Size	Document Number
Date	Sheet







The diagram illustrates the internal structure of the `DIS_Muxes` block. It features a central multiplexer (MUX) that selects between two video sources based on the `SMI1_DATA` signal. The `SMI1_DATA` signal is connected to the `SMI1_CLK` input of the MUX. The MUX output is connected to the `SMI1_DATA` output of the block. The diagram also shows connections for `SMI1_DATA` and `SMI1_CLK` signals.




	Hynix 2G 0110 128*16*8 800MHz	Hynix 1G 0000 64*16*8 800MHz	Samsung 1G 0011 64*16*8 800MHz	Samsung 512 64*16*4 800MHz	Samsung 2G 0111 128*16*8 800MHz
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL





```
GPU_ROM_SCLK      PEK_PLL_EN_TERM =0
                  SLOT_CLK_CFG      =1
                  SUB_VENDOR         =0
                  PCI_DEVID[4]      =1
```




	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x00DF1 (0001)	N11P-GS Fermi DEV ID: 0x00DF0 (0000)	N12P-GE DEV ID: 0x00DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 45K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL








+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0

SB modify to 84.03006.A37

1.05V to 1.05V_VGA_S0 Transfer




+3VS to 1.8V Transfer










1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.








-1 co-layout SLG55221




Title		
Size	Document Number	Rev
Date	Sheet	




Title		
Size	Document Number	Rev
Date:	Sheet	










SB to -1 BOM add SPR2




-2 delete SPR5




Change:34.40V16.001




3G Sku



Check test point



Test Point放在Dimm Door打開可量測處




Title		
Size	Document Number	Rev
Date:	Sheet	

Intel-Power Up Sequence


(AC mode)


red word: KBC GPIO




(DC mode)

red word: KBC GPIO







KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Title		
Size	Document Number	Rev
Date	Sheet	